Keysight Digital BGA Interposer Catalog

Keysight Technologies provides a range of Ball Grid Array (BGA) interposers, optimized for oscilloscope or logic analyzer measurements, that enable accurate testing directly at the ball grid array of memory/ processor systems

March 2020





Memory System Validation

Keysight Technologies has the measurement tools you need to validate the very latest memory technologies. These include logic analyzers, oscilloscopes and software for automated compliance, decode, and protocol checking.

To complement our high speed digital instruments and software, Keysight offers probing solutions with a comprehensive range of Ball Grid Array (BGA) interposers. When positioned between the processor memory controller and the memory device, the interposers allow you to make signal quality or protocol measurements with minimal effect on the system-under-test.

Memory technology is constantly advancing in speed and density, and you need probing solutions that keep up with these developments. Keysight Technologies is at the forefront of the latest memory standards, chip technologies, and measurement techniques. Your Keysight Applications Engineer and Keysight's Interposer Design Team can assist you with selecting the best BGA interposer and probing technique for your application.

You can choose from a large selection of existing interposer designs, or define probing solutions customized to your specific needs. Keysight's standard interposers are available for several JEDEC standard packages with a variety of ball counts. The selection guide in this catalog gives you an overview of the interposers available and provides links to the corresponding data sheets. For additional DRAM packages or to meet different mechanical requirements, Keysight's proven development process can produce custom BGA interposer designs of the highest quality.

Browse the catalog and then contact your local Keysight Applications Engineer for advice on the right products and measurement techniques to ensure the successful validation of your memory system.

Mark Schnaible Applications EngineeringManager Keysight Technologies

Selection Guide

Interposers optimized for Oscilloscope Measurements	JEDEC Standard	Pin Count
DDR5 78 BGA Signal Integrity Interposer	JESD209-5	78
LPDDR3 178 BGA Signal Integrity Interposer	JESD209-3B	178
LPDDR4 200 BGA Signal Integrity Interposer	JDSD209-4A	200
LPDDR3 253 BGA Signal Integrity Interposer	JESD209-3B	253
GDDR5 170 BGA Signal Integrity Interposer	JESD212B.01	170

Interposers optimized for Logic Analyzer Measurements	JEDEC Standard	Pin Count
LPDDR2 121 BGA Interposer	JESD209-2F	121
eMMC 153 or 169 NAND BGA Logic Analyzer Interposer	JESD84-B50 eMMC	153 or 169
LPDDR2/3 168 BGA Logic Analyzer Interposer	JESD209-2F & JESD209-3B	168
LPDDR4 200 BGA Logic Analyzer Interposer	JDSD209-4A	200
LPDDR3 253 BGA Logic Analyzer Interposer	JESD209-3B	253
LPDDR4 366 BGA Logic Analyzer Interposer	-	366
DDR4 x16 BGA Interposer Cable Adapter	JESD79-4	96

See <u>www.keysight.com</u> for information on other DDR2, DDR3, and DDR4 BGA interposers.




DDR5 78

BGA Signal Integrity Interposer

Probes JESD209-5, 78 ball DDR5 memory devices

Signals Probed



The DDR5 Interposer provides access to the signals highlighted below and passes all power and ground signals between the system and the memory chip. Separate power planes and power filter capacitor locations are used for VDD and VDDQ power rails.

Key Features

- The DDR5 High Performance Signal Integrity Interposer is a rigid, 78 ball, DDR5, BGA interposer, optimized for oscilloscope use. This interposer is designed to support DDR5- 4800 with single channel, x8 DRAM chips.
- Probes a 78 ball DDR5 x8 DRAM chip, JESD209-5 footprint variation MO-207 DT-z, with a maximum chip package size of 9 x 12 mm.
- For tight keep-out volume applications, a DDR5 High Performance Riser is included in the DDR5 High Performance Signal Integrity Interposer Kit



Specifications

JEDEC Standard: JESD209-5

Ball Count: 78


DRAM Size: 9 mm x 12 mm


Configuration: Single channel x8 DRAM (JESD209-5 footprint variation MO-207 DT-z)

Interposer size: 18.0 mm x 16.0 mm nominal

Connectors:

Solder-down test points and solder balls on bottom







LPDDR3 178

BGA Signal Integrity Interposer

Probes JESD209-3B, 178 ball LPDDR3 memory devices

Signals Probed

1	2	3	4	5	6	7	8	9	10	11	12	13
DNU	DNU	VDD1	VDD1	VDD1	VDD1	\geq	VDD2	VDD2	VDD1	VDDQ	DNU	DNU
DNU	GND	ZQ0	ZQ1	GND	GND	\geq	DQ31	DQ30	DQ29	DQ28	GND	DNU
	CA9	GND	NC	GND	GND	\geq	DQ27	DQ26	DQ25	DQ24	VDDQ	
	CAB	GND	VDD2	VDD2	VDD2	\geq	DM3	DQ15	DQS3_t	DQS3_c	GND	
	CA7	CA6	GND	GND	GND	\geq	VDDQ	DQ14	DQ13	DQ12	VDDQ	
	VDDCA	CA5	GND	GND	GND	\geq	DQ11	DQ10	DQ9	DQ8	GND	
	VDDCA	GND	GND	VDD2	GND	\geq	DM1	GND	DQS1_t	DQS1_c	VDDQ	
	GND	VDDCA	VrefCA	VDD2	VDD2	\geq	VDDQ	VDDQ	GND	VDDQ	VDD2	
	CK_c	CK_t	GND	VDD2	VDD2	\geq	ODT	VDDQ	VDDQ	VrefDQ	GND	
	GND	CKEO	CKE1	VDD2	VDD2	\geq	VDDQ	NC	GND	VDDQ	VDD2	
	VDDCA	CS0_n	CS1_n	VDD2	GND	\geq	DMO	GND	DQS0_t	DQS0_c	VDDQ	
	VDDCA	CA4	GND	GND	GND	\geq	DQ4	DQ5	DQ6	DQ7	GND	
	CA2	CA3	GND	GND	GND	\geq	VDDQ	DQ1	DQ2	DQ3	VDDQ	
	CA1	GND	VDD2	VDD2	VDD2	\geq	DM2	DQO	DQS2_t	DQS2_c	GND	
	CAO	NC	GND	GND	GND	\geq	DQ20	DQ21	DQ22	DQ23	VDDQ	
DNU	GND	GND	GND	GND	GND	\geq	DQ16	DQ17	DQ18	DQ19	GND	DNU
DNU	DNU	VDD1	VDD1	VDD1	VDD1	> <	VDD2	VDD2	VDD1	VDDQ	DNU	DNU

The LPDDR3 178 BGA Interposer is optimized for oscilloscope measurements. It provides access to the LPDDR signals highlighted and passes all power and ground signals between the processor and the memory chip.

Key Features

- Enables correct operation of the LPDDR interface while providing access to selected bus signals between the processor and LPDDR memory chip.
- Provides solder pads for use with Keysight E2677A or N5381A InfiniiMax single-ended/differential solder-in or Keysight N5425A ZIF probe head.
- Includes S parameter file to configure the oscilloscope to render waveforms as they exist at the DRAM pins.
- Riser is included to clear surrounding devices in tight keep-out volume applications. Riser dimensions: 11.5 mm x 11 mm.
- For dimensional drawings see <u>final page.</u>

Selection Guide

Specifications

JEDEC Standard: JESD209-3B


Ball Count: 178


DRAM Size: 11.5 mm x 11 mm

Configuration: Single channel x32 DRAM (JEDEC MO-311A footprint)

Interposer size, pitch: 19 mm x 19 mm nominal, 0.8 mm x 0.65 mm

Connectors: Solder-down test points and solder balls





LPDDR3 178 Ball Riser



LPDDR4 200

BGA Signal Integrity Interposer

Probes JESD209-4A, 200 ball LPDDR4 memory devices

•	1	2	3	4	5	6	7	8	9	10	11	12
A	DNU	DNU	GND	VDD2	ZQ0	\times	\geq	ZQ1	VDD2	GND	DNU	DN
	DNU	DQ0_A	VDDQ	DQ7_A	VDDQ	\geq	\succ	VDDQ	DQ15_A	VDDQ	DQ8_A	DN
	GND	DQ1_A	DMI0_A	DQ6_A	GND	\sim	\geq	GND	DQ14_A	DMI1_A	DQ9_A	GN
	VDDQ	GND	DQS0_1_A	GND	VDDQ	\times	\sim	VDDQ	GND	DQS1_LA	GND	VDD
	GND	DQ2_A	DQS0_c_A	DQ5_A	GND	\geq	\geq	GND	DQ13_A	DQS1_c_A	DQ10_A	GN
	VDD1	DQ3_A	VDDQ	DQ4_A	VDD2	\geq	\sim	VDD2	DQ12_A	VDDQ	DQ11_A	VD
	GND	ODT_CA_A	GND	VDD1	GND	\geq	\geq	GND	VDD1	GND	ZQ2	GN
	VDD2	CA0_A	CS1_A	CS0_A	VDD2	\geq	\geq	VDD2	CA2_A	GA3_A	CA4_A	VD
	GND	CA1_A	GND	CKE0_A	CKE1_A	\sim	\geq	CK LA	CK_c_A	GND	CA5_A	GN
	VDD2	GND	VDD2	GND	CS2_A	\sim	\sim	CKE2_A	GND	VDD2	GND	VD
	\times	$>\!$	$>\!\!<$	$>\!$	$>\!$	\leq	\sim	\geq	$>\!\!<$	$>\!\!<$	$>\!\!<$	>
	\sim	\sim	\sim	\sim	\sim	\sim	\sim	\sim	\sim	\sim	\sim	5
	VDD2	GND	VDD2	GND	CS2_B	\geq	\sim	CKE2_B	GND	VDD2	GND	VD
	GND	CA1_B	GND	CKE0_B	CKE1_B	\sim	\sim	CK_t_B	CK_c_B	GND	CA5_B	GN
	VDD2	CA0_B	CS1_B	CS0_B	VDD2	\sim	\sim	VDD2	CA2_B	CA3_B	CA4_B	VD
	GND	ODT_CA_E	GND	VDD1	GND	\simeq	\sim	GND	VDD1	GND	RESET_N	Gh
	VDD1	DQ3_B	VDDQ	DQ4_B	VDD2	\sim	\sim	VDD2	DQ12_B	VDDQ	DQ11_B	VD
	GND	DQ2_B	DQS0_c_B	DQ5_B	GND	\sim	\sim	GND	DQ13_B	DQS1_c_B	DQ10_B	GN
,	VDDQ	GND	DQS0_t_B	GND	VDDQ	$>\!\!\!>$	$>\!$	VDDQ	GND	DQS1_t_B	GND	VDI
	GND	DQ1_B	DMI0_B	DQ6_B	GND	\geq	\geq	GND	DQ14_B	DMI1_B	DQ9_B	GN
4	DNU	DQ0_B	VDDQ	DQ7_B	VDDQ	\geq	\geq	VDDQ	DQ15_B	VDDQ	DQ8_B	DN
3	DNU	DNU	GND	VDD2	GND	\geq	\geq	GND	VDD2	GND	DNU	DN

The LPDDR4 200 BGA Signal Integrity Interposer is optimized for oscilloscope measurements. It provides access to LPDDR signals highlighted and passes all power and ground signals between the processor and the memory chip.

Key Features

- Enables correct operation of the LPDDR interface while providing access to selected signals between the processor and LPDDR4 memory chip.
- Provides solder-down test pads with plated-through-holes that connect to Keysight E2677A or N5381A solder-in probe heads, or N5425A ZIF probe tip.
- Includes S-parameter file to configure the oscilloscope to render waveforms as they exist at the DRAMpins.
- Riser is included to clear surrounding devices in tight keep-out volume applications. Riser dimensions: 10x15 mm.
- For dimensional drawings see <u>final page.</u>



Selection Guide

Specifications

JEDEC Standard: JDSD209-4A

Ball Count: 200


DRAM Size: 10 mm x 15 mm

Pitch: 0.8 mm x 0.65 mm

Configuration: Dual channel x16 DRAM (JEDEC MO-311 footprint)

Interposer Size: 20 mm x 25 mm,

Connectors: Solder-down test points and solder balls on bottom



Information subject to change © Keysight Technologies, 2016

LPDR3 253

BGA Signal Integrity Interposer

Probes JESD209-3B, 253 ball LPDDR3 memory devices

Signals Probed

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
NC	GND	GND	GND	GND	VDDCA	VDD2	GND	VDDCA	VrefCAa	VDD2	GND	VDDQ	GND	VDD1	VDD1	NC
GND	VDD1	GND	GND	CA0a	CA3a	CS1na	CKta	VDDCA	CA7a	ZQ0a	VDDQ	DQ28b	DQ29b	DQ30b	DQ31b	VDD2
GND	GND	VDD2	GND	CA1a	CA4a	CKE0a	СКса	CA5a	CA8a	ZQ1a	VDDQ	DQ24b	DQ25b	DQ26b	DQ27b	VDD2
GND	GND	GND	GND	CA2a	CS0na	CKE1a	RFU	CA6a	CA9a	GND	DQ15b	DM3b	DQS3cb	DQS3tb	GND	
VDDCA	ZQ0b	ZQ1b	RFU	GND	GND	GND	GND	GND	GND	GND	GND	DQ11b	DQ12b	DQ13b	DQ14b	VDDQ
GND	CA7b	CA8b	CA9b	GND							GND	DM1b	DQ8b	DQ9b	DQ10b	GND
GND	VDDCA	CA5b	CA6b	GND							VDDQ	DQS1cb	DQS1tb	GND	GND	VDDQ
VDD2	CKcb	CKtb	RFU	GND			3 BGA25				GND	ODTb	DM0b	GND	VDD2	VrefDQ
VrefCAb	CS1nb	CKEOb	CKE1b	GND			7 rows x 1				RFU	DQS0cb	DQS0tb	DQ6b	DQ7b	GND
VDDCA	CA3b	CA4b	CSOnb	GND							VDDQ	DQ2b	DQ3b	DQ4b	DQ5b	VDDQ
VDD2	CA0b	CA1b	CA2b	GND							GND	DQ23b	DM2b	DQ0b	DQ1b	VDDQ
GND	VDDQ	VDDQ	GND	GND	GND	VDDQ	GND	RFU	VDDQ	GND	VDDQ	DQ21b	DQ22b	DQS2cb	DQS2tb	GND
VDDQ	DQ19a	DQ23a	DQ0a	DQ4a	DM0a	DQS0ca	ODTa	DQS1ca	DQ13a	DQ24a	DQ25a	GND	DQ18b	DQ19b	DQ20b	GND
GND	DQ18a	DQ22a	DM2a	DQ3a	DQ7a	DQS0ta	DM1a	DQS1ta	DQ12a	DM3a	DQ26a	DQ29a	GND	DQ16b	DQ17b	VDDQ
VDD1	DQ17a	DQ21a	DQS2ca	DQ2a	DQ6a	GND	GND	DQ9a	DQ11a	DQ15a	DQS3ca	DQ28a	DQ31a	VDD2	GND	GND
VDD1	DQ16a	DQ20a	DQS2ta	DQ1a	DQ5a	GND	VDD2	DQ8a	DQ10a	DQ14a	DQS3ta	DQ27a	DQ30a	GND	VDD1	GND
NC	VDD2	VDD2	GND	VDDQ	GND	VDDQ	VrefDQa	GND	VDDQ	VDDQ	GND	GND	VDDQ	GND	GND	NC

The LPDDR3 253 BGA Interposer is optimized for oscilloscope measurements. It provides access to the LPDDR signals highlighted and passes all power and ground signals between the processor and the memory chip.

Key Features

- Enables correct operation of the LPDDR interface while providing access to selected bus signals between the processor and LPDDR memory chip.
- Provides solder pads for use with Keysight E2677A or N5381A InfiniiMax single-ended/differential solder-in, or Keysight N5425A ZIF probe head.
- Includes S parameter file to configure the oscilloscope to render waveforms as they exist at the DRAM pins.
- Riser is included to clear surrounding devices in tight keep-out volume applications. Riser dimensions: 11x11.5 mm.
- For dimensional drawings see <u>final page.</u>

Selection Guide

Specifications

JEDEC Standard: JESD209-3B


Ball Count: 253

DRAM Size: 11 mm x 11.5 mm


Configuration: Dual channel x32 RAM (JEDEC MO-276 footprint)

Interposer size, pitch: 16.7 x 16.9 mm nominal, 0.5 mm

Connectors: Solder-down test points and solder balls










GDDR5 170

BGA Signal Integrity Interposer

Probes embedded GDDR memory devices

Signals Probed



The GDDR5 170 BGA Interposer is optimized for oscilloscope measurements. It provides access to the GDDR signals highlighted and passes all power and ground signals between the processor and the memory chip.

Key Features

- Enables correct operation of the GDDR5 interface while providing access to selected bus signals between the processor and LPDDR memory chip.
- Provides solder pads for use with Keysight E2677A or N5381A InfiniiMax single-ended/differential solder-in or Keysight N5425A ZIF probe head.
- Includes S parameter file to configure the oscilloscope to render waveforms as they exist at the DRAM pins.

Selection Guide

Specifications

JEDEC Standard: JESD212B.01


Ball Count: 170

DRAM Size: 12 mm x 14 mm

Configuration: Embedded GDDR

Interposer size, pitch: 14.2 x 16.4 mm nominal, 0.8 mm

Connectors: Solder-down test points and solder balls






LPDDR2 121

BGA Interposer

Probes JESD209-2F, 121 ball LPDDR2 memory devices

Signals Probed



The LPDDR2 121 BGA Interposer is optimized for logic analyzer measurements and can also be used for oscilloscope measurements. It provides access to the LPDDR signals highlighted and passes all power and ground signals between the processor and the memory chip.

Key Features

- Enables correct operation of the LPDDR interface while providing access to selected bus signals between the processor and LPDDR memory chip.
- Rigid/flex probe can be soldered in place or used with a BGA socket.
- Logic Analyzer measurements require one modified Keysight E5845A adapter cable (sold separately) to access CKE signals.
- Oscilloscope measurements require two Keysight W3635B scope probe adapters (sold separately).

Selection Guide

Specifications

JEDEC Standard: JESD209-2F

Ball Count: 121

DRAM Size: 10 mm x 11 mm

Configuration: Single channel, x16 RAM

Interposer size, pitch: 33.4 mm x 21 mm, (Rigid portion 12.5 mm x 11 mm), 0.5mm

Connectors: Zero Insertion Force (ZIF)



E5845A Adapter Cable




eMMC 153 or 169 NAND

BGA Logic Analyzer Interposer

Probes ONFI NAND 153 or 169 ball memory devices

Signals Probed



The eMMC 153 ball Logic Analyzer Interposer is optimized for protocol measurements with a Keysight logic analyzer. It provides access to the highlighted signals and passes all power and ground signals between the processor and the memory chip.

Key Features

- Enables correct operation of the eMMC interface while providing access to selected signals between the processor and memory chip.
- Rigid-flex-rigid structure with one Soft Touch Pro connector. Requires one E5406A cable (sold separately) to connect to the logic analyzer.
- Includes configuration file for set up of the logic analyzer.
- Riser is included to clear surrounding devices in tight keep-out volume applications. Riser dimensions: 12 mm x13 mm.
- For dimensional drawings see <u>final page.</u>

Selection Guide

Specifications

JEDEC Standard: JESD84-B50 eMMC

Ball Count: 153 or 169


DRAM Size: 11.5 mm x 13 mm

Pitch: 0.5 mm

Configuration: Single channel (JEDEC MO-276 footprint)

InterposerSize(rigid portion): 13 mm x 13.5 mm

Connectors: Single Soft Touch Pro



eMMC 153 Ball Riser



LPDDR2/3 168

BGA Logic Analyzer Interposer

Probes JESD209-2F and JESD209-3B, 168 ball LPDDR2/3 memory devices

Signals Probed

•	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
A	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	VDD1	GND	DQ30	DQ29	GND	DQ26	DQ25	GND	DQS3n	VDD1	GND	NC	NC
в	NC	NC	VDD1	NC	NC	NC	NC	NC	NC	GND	VDD2	DQ31	VDDQ	DQ28	DQ27	VDDQ	DQ24	DQS3	VDDQ	DM3	VDD2	NC	NC
с	GND	VDD2																				DQ15	GND
D	NC	NC																				VDDQ	DQ1
Е	NC	NC																				DQ12	DQ1
F	NC	NC																	DQ11	GND			
G	NC	NC																	VDDQ	DQ10			
н	NC	NC																				DQ8	DQ9
J	NC	NC								BGA	168 LP	DDR2	3 PoP	Probe	,							DQS1	GND
к	NC	NC		23 rouge x 23 columns															VDDQ	DQS1			
L	NC	NC																	VDD2	DM1			
м	NC	GND																				VrefDQ	GND
N	NC	VDD1																				VDD1	DMO
P	ZQO	VrefCA																				DQS0n	GND
R	GND	VDD2																				VDDQ	DQS
т	CA9	CA8																				DQ6	DQ7
U	CA7	VDDCA																				DQ5	GND
v	GND	CA6																				VDDQ	DQ4
w	CA5	VDDCA																				DQ2	DQ3
Y	CKn	СК																				DQ1	GND
AA	GND	VDD2																				VDDQ	DQ0
٩В	NC	NC	CS0n	CS1n	VDD1	CA1	GND	CA3	CA4	VDD2	GND	DQ16	VDDQ	DQ18	DQ20	VDDQ	DQ22	DQS2	VDDQ	DM2	VDD2	NC	NC
AC	NC	NC	CKE0	CKE1	GND	CAO	CA2	VDDCA	NC	NC	ZQ1	GND	DQ17	DQ19	GND	DQ21	DQ23	GND	DQS2n	VDD1	GND	NC	NC

The LPDDR2/3 168 BGA Interposer is optimized for logic analyzer measurements. It provides access to the LPDDR signals highlighted and passes all power and ground signals between the processor and the memory chip.

Key Features

- Provides access to memory address, control, and data bus signals between a processor and LPDDR memory chip.
- Enables correct operation of the LPDDR interface while being probed with
 (2) Keysight U4154A logic analyzer modules.
- Riser of 1.2 mm height is included to clear surrounding devices in tight keep-out volume applications. Riser dimensions: 12 mm x 12 mm.
- For dimensional drawings see <u>final page.</u>

Selection Guide

Specifications

JEDEC Standard: JESD209-2F & JESD209-3B


Ball Count: 168

DRAM Size: 12 mm x 12 mm

Configuration: Single channel, x32 RAM chip (JEDEC drawing MO-273 package xCCBxB)

Interposer size, pitch: 47 mm x 47 mm, 0.5 mm

Connectors: Industry standard connector-less footprint (Soft Touch Pro)






LPDDR4 200

BGA Logic Analyzer Interposer

Probes JESD209-4A, LPDDR4 200 ball memory devices

Signals Probed



The LPDDR4 200 BGA Logic Analyzer Interposer is optimized for protocol measurements with a Keysight logic analyzer. It provides access to the highlighted LPDDR signals and passes all power and ground signals between the processor and the memory chip.

Key Features

- Enables correct operation of the LPDDR interface while providing access to selected signals between the processor and LPDDR4 memory chip. Probes a single clock to support single data channel operation.
- Rigid-flex-rigid structure with one Soft Touch Pro connector. Requires one modified E5406A cable (sold separately) to connect to the logic analyzer.
- Includes configuration file for set up of the logic analyzer.
- Riser is included to clear surrounding devices in tight keep-out volume applications. Riser dimensions: 10x15 mm.
- For dimensional drawings see <u>final page.</u>



Selection Guide

Specifications

JEDEC Standard: JDSD209-4A

Ball Count: 200

DRAM Size: 10 mm x 15 mm

Pitch: 0.8 mm x 0.65 mm

Configuration: Single channel x32 DRAM (JEDEC MO-311 footprint)

Interposer Size (rigid portion): 19 mm x 21 mm

Connectors: Single Soft Touch Pro



LPDDR4 200 Ball Riser

Information subject to change © Keysight Technologies, 2016

LPDDR3 253

BGA Logic Analyzer Interposer

Probes JESD209-3B, 253 ball LPDDR3 memory devices

Signals Probed

•	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
A	NC	GND	GND	GND	GND	VDDCA	VDD2	GND	VDDCA	VrefCAa	VDD2	GND	VDDQ	GND	VDD1	VDD1	NC
в	GND	VDD1	GND	GND	CA0a	CA3a	CS1na	CKta	VDDCA	CA7a	ZQ0a	VDDQ	DQ28b	DQ29b	DQ30b	DQ31b	VDD2
с	GND	GND	VDD2	GND	CA1a	CA4a	CKE0a	СКса	CA5a	CA8a	ZQ1a	VDDQ	DQ24b	DQ25b	DQ26b	DQ27b	VDD2
D	GND	GND	GND	GND	CA2a	CS0na	CKE1a	RFU	CA6a	CA9a	RFU	GND	DQ15b	DM3b	DQS3cb	DQS3tb	GND
E	VDDCA	ZQ0b	ZQ1b	RFU	GND	GND	GND	GND	GND	GND	GND	GND	DQ11b	DQ12b	DQ13b	DQ14b	VDDQ
F	GND	CA7b	CA8b	CA9b	GND							GND	DM1b	DQ8b	DQ9b	DQ10b	GND
G	GND	VDDCA	CA5b	CA6b	GND							VDDQ	DQS1cb	DQS1tb	GND	GND	VDDQ
н	VDD2	CKcb	CKtb	RFU	GND			R3 BGA25 x11.5 mm				GND	ODTb	DM0b	GND	VDD2	VrefDQt
J	VrefCAb	CS1nb	CKE0b	CKE1b	GND			7 rows x				RFU	DQS0cb	DQS0tb	DQ6b	DQ7b	GND
к	VDDCA	CA3b	CA4b	CSOnb	GND							VDDQ	DQ2b	DQ3b	DQ4b	DQ5b	VDDQ
L	VDD2	CAOb	CA1b	CA2b	GND							GND	DQ23b	DM2b	DQ0b	DQ1b	VDDQ
м	GND	VDDQ	VDDQ	GND	GND	GND	VDDQ	GND	RFU	VDDQ	GND	VDDQ	DQ21b	DQ22b	DQS2cb	DQS2tb	GND
N	VDDQ	DQ19a	DQ23a	DQ0a	DQ4a	DM0a	DQS0ca	ODTa	DQS1ca	DQ13a	DQ24a	DQ25a	GND	DQ18b	DQ19b	DQ20b	GND
P	GND	DQ18a	DQ22a	DM2a	DQ3a	DQ7a	DQS0ta	DM1a	DQS1ta	DQ12a	DM3a	DQ26a	DQ29a	GND	DQ16b	DQ17b	VDDQ
R	VDD1	DQ17a	DQ21a	DQS2ca	DQ2a	DQ6a	GND	GND	DQ9a	DQ11a	DQ15a	DQS3ca	DQ28a	DQ31a	VDD2	GND	GND
т	VDD1	DQ16a	DQ20a	DQS2ta	DQ1a	DQ5a	GND	VDD2	DQ8a	DQ10a	DQ14a	DQS3ta	DQ27a	DQ30a	GND	VDD1	GND
U	NC	VDD2	VDD2	GND	VDDQ	GND	VDDQ	VrefDQa	GND	VDDQ	VDDQ	GND	GND	VDDQ	GND	GND	NC

The LPDDR3 253 BGA Interposer is optimized for logic analyzer measurements. It provides access to the LPDDR signals highlighted and passes all power and ground signals between the processor and the memory chip.

Key Features

- Provides access to memory address, control, and data bus signals between a processor and LPDDR memory chip.
- Enables correct operation of the LPDDR interface while being probed with two Keysight U4154A logic analyzer modules.
- Rigid-flex-rigid structure with Soft Touch Pro (STP) connectors requires two modified E5406A cables (sold separately) for connection to the logic analyzer.
- Riser is included to clear surrounding devices in tight keep-out volume applications. Riser dimensions: 11 mm x 11.5 mm.
- For dimensional drawings see <u>final page.</u>

Selection Guide

Specifications

JEDEC Standard: JESD209-3B

Ball Count: 253

DRAM Size: 11 mm x 11.5 mm

Configuration: Dual channel x32 RAM (JEDEC MO-276 footprint)

Interposer size, pitch: 70 mm x 70 mm (Rigid Portion 26 mm x 26 mm), 0.5 mm

Connectors: 4 Soft Touch Pro Adapters




LPDDR3 253 Ball Riser



LPDDR4 366

BGA Logic Analyzer Interposer

Probes LPDDR4 366 ball memory devices



The LPDDR4 366 BGA Logic Analyzer Interposer is optimized for protocol measurements with a Keysight logic analyzer. It provides access to the highlighted LPDDR signals and passes all power and ground signals between the processor and the memory chip.

Key Features

- Enables correct operation of the LPDDR interface while providing access to selected address, control, and data bus signals between the processor and LPDDR4 memory chip.

Rigid structure with four Soft Touch Pro connectors. Requires four modified
 E5406A cables (sold separately) to connect to the logic analyzer.

- Includes configuration file for set up of the logic analyzer.
- For dimensional drawings see <u>final page.</u>



Specifications

Ball Count: 366


DRAM Size: 15 mm x 15 mm

Pitch: 0.5 mm

Configuration: 4 channel x16 DRAM

Interposer Size: 60 mm x 56 mm

Connectors: Four Soft Touch Pro




KEYSIGHT TECHNOLOGIES

DDR4 x16

Cable Adapter

BGA Interposer ZIF to 90-pin Logic Analyzer Connector

Signals Probed



Selection Guide

Specifications

Configuration: DDR4 x16 DRAM (JEDEC MO-207 Variation DY-z footprint)

Connectors: Four (4) Zero-Insertion Force (ZIF) to Five (5) 90-Pin Logic Analyzer pods

The DDR4 x16 cable adapter, used with the Keysight W4631A DDR4 x16 4-wing BGA Interposer, provides access to DDR4 signals highlighted.


Key Features

- Logic analyzer cable used to connect Keysight U4154A logic analyzer module to Keysight W4631A DDR4 x16 4-wing BGA interposer.
- Enables all DDR4 x16 data traffic to be monitored using a single U4154A logic analyzer module.
- DDR4 x32 data can be monitored with: (2) W4631A DDR4 x16 BGA interposers,
 (2) DDR4 x16 cable adapters, and (2) U4154A logic analyzer modules.





Keysight Digital Interposers Dimensional Drawings



For more information on Keysight Technologies' products, applications or services, please contact your local Keysight Appications Engineer.

To contact your local Keysight AEO call Canada (877) 894 4414 - 2 Brazil 55 11 3351 7010 Mexico 001 800 254 2440 United States (800) 829 4444 - #2

myKeysight

www.keysight.com/find/mykeysight A personalized view into the information most relevant to you.

The information in this document is subject to change without notice © Keysight Technologies, 2016 Published in USA, March 30, 2020 5992-0379ENA1 www.keysight.com

