



Introduction

The Keysight Technologies, Inc. W6600A Series LPDDR4 BGA interposers enable probing of embedded memory LPDDR4 DRAM from the ball grid array with Keysight U4164A logic analyzers.

The W6600A Series LPDDR4 BGA interposers are designed to take full advantage of quad sample state mode on U4164A modules with Option 02G, requiring only a single probe point for up to four samples at two different thresholds. W6600A Series BGA interposers are tested up to 3200 MT/s data rates.

The LPDDR4 BGA interposer advantage

Features	Benefits
Direct connection to the LPDDR4 BGA balls using a riser	Eliminates reflections from mid-bus probing methods. Also
LPDDR4 200-ball DRAM at data rates up to and including	eliminates design time, prototype builds, and trace routing
3.2 Gb/s with W6601A	required to design in alternative probing methods
LPDDR4, decode, functional compliance and performance	Accelerates navigation and insight of information captured
analysis using optional software tools	in the logic analyzer trace via multiple different graphs and
	views of condensed analysis of LPDDR4 traces
APS (advanced probe pettings) to enable DQ (data) capture	Provides larger eyes to logic analyzer for accurate signal
over 1866 Mb/s	capture via internal logic analyzer comparator compensation
Leaded or lead-free solder supported	Works easily with all solder finishes. Designed to tolerate
	lead-free soldering temperature profiles
Contract manufactures available for those without the	Eliminates the need to develop BGA soldering expertise
in-house expertise or facilities for soldering BGAs	
Flexible "wings" with ZIF connectors	Ensures reliable connection to the ZIF probes. Enables
	placement of the probe cables around adjacent components.
	Minimizes the torque to the balls of the BGA

Table of Contents

Introduction	02
W6600A Series LPDDR4 BGA Interposer Selection Guide	04
W6601A: LPDDR4 200 BGA Interposer 2-Wing, 3.2 Gb/s, CA Channel A, Partial DQ	05
W6602A: RC BGA Interposer, LPDDR4 200-Ball, Rigid, 3.2 Gb/s, CHA and CHB All DQ	12
Mechanical Considerations	16
Software	20
Configuration Guide and Ordering Information	31
Related Products	33
Related Literature	33
Evolving Since 1939	35

W6600A Series LPDDR4 BGA Interposer Selection Guide

Memory family	Package	Data rates	Signal coverage	Use model	Keysight BGA interposer
LPDDR4	– 200-ball	In excess of 3200 Mb/s	Command address: – All Channel A CA for Bank 0 and Bank 1 – No Channel B CA	Debug and functional validation for LPDDR4 200-ball DRAM configured as single	W6601A
	– 0.8 mm x 0.65 mm pitch		Control: -RESET – Channel A CKEO, CKE1, ODT, CSO, CS1, CK_A – No Channel B control	channel	
	 JEDEC MO-311 footprint 		Data:		
	with maximum DRAM		 DQ0_A, DQ7_A, DMI0_A, 		
	package size of 10 mm		DQSt_A, DQ15_A, DQ8_A,		
	of W6601A without an		$DQ9_A, DMII_A$ - DO0 B DO1 B DO2 B		
	additional (optional)		DQ3_B, DQ4_B, DQ7_B,		
	riser or socket to provide		DMI0_B		
	clearance for the RC		– DQ8_B, DQ9_B, DQ10_B,		
	components 200_ball	In excess of	DQTT_B, DQTZ_B, DMTT_B	Debug and functional	W66024
	200 ball	3200 Mb/s	 All Channel A CA for all banks 	validation for LPDDR4	W0002/1
			– All Channel B CA for all banks	200-ball DRAM	
	– 0.8 mm x 0.65 mm pitch		Control: -RESET	configured as either two	
			- Channel A CKEU, CKET', CKE21 ODT CS#0 CS#1	or a single 32 bit channels	
			CS#2, CK_A		
			– Channel B CKEO, CKE1 ¹ ,		
			CKE2 ¹ , ODT, CS#0, CS#1,		
	– JEDEC MO-311 footprint		Data:		
	with maximum DRAM		 All Channel A DQ and DQSt 		
	package size of 10 mm		 All Channel B DQ and DQSt 		
	x 15 mm can fit on top				
	additional (optional)				
	riser or socket to provide				
	clearance for the RC				
	components				

1. CKE1_A, CKE2_A, CKE1_B, CKE2_B, and RESET are routed to flying lead headers on the W6602A. For details, refer to the W6600A Series installation guide at: http://literature.cdn.keysight.com/litweb/pdf/W6600-97000.pdf

LPDDR4 200-ball DRAM are dual x16 channel devices. They can be used as two single x16 channel devices or as a single x32 device.

The W6601A LPDDR4 200-ball BGA interposer is designed to satisfy functional debug and validation for LPDDR4 200-ball chip down systems using the DRAM as a single, 32-bit channel. If the DRAM is used as two channels, then the W6601A will only provide visibility to the logic analyzer for the CA and commands for Bank 0 and Bank 1 from Channel A.



Figure 1. Top view of W6601A LPDDR4 200-ball BGA interposer with DRAM installed.

W6601A wings are designed to connect using one U4208A and one U4209A 61 pin ZIF probe/ cables into a single U4164A logic analyzer.

Routing and cabling for the signals is single touch probing and is compatible with both Quad Sample State mode and Quarter Channel Timing modes of the U4164A logic analyzer. The exception is that Reset and CKE1 are NOT visible in Quarter Channel Timing mode, as those signals route into pods (3 and 7) and those pods loose the CK inputs when in Quarter Channel Timing mode. Quad Sample State mode is available only with Option -02G of the U4164A. Quarter Channel Timing mode is available in both Options -01G and -02G.

Software configurations for Quad Sample Timing mode and Quarter Channel Timing mode will be different as the labeling for Read /Write separation and rising /falling edges are not required in Timing modes.

At speeds under 2500 Mb/s, the W6601A can be used with dual-clock edge clocking and Dual-Sample mode instead of Quad Sample mode. Even in this reduced speed mode, it is recommended that the W6601A be used with a U4164A as the U4164A is the only LA with dual thresholds for Read/Write separation in Dual Sample mode.

Not all DQ are visible to the LA. This is due to routing limitations (even using single touch probing and the denser 61 pin ZIF). Refer to the W6601A pinout for the signals probed.

The U4208A connects to the left side of the W6601A and the U4209A connects to the right wing.

Notice: The U4208A and U4209A connect into the U4164A differently when used for the W6601A than they do for the W4640A Series DDR4 BGA interposers.

Technical characteristics



Figure 2. W6601A signals probed at 200-ball footprint and signal distribution through U4208A and U4209A ZIF probe/cables into the U4164A logic analyzer. Hardware connections are identical for all three W6601A default software configurations.

®	1	2	3	4	5	6	7	8	9	10	11	12
А	DNU	DNU	GND	VDD2	ZQ0	$>\!$	$>\!$	ZQ1	VDD2	GND	DNU	DNU
В	DNU	DQ0_A	VDDQ	DQ7_A	VDDQ	\geq	\geq	VDDQ	DQ15_A	VDDQ	DQ8_A	DNU
С	GND	DQ1_A	DMI0_A	DQ6_A	GND	\geq	\geq	GND	DQ14_A	DMI1_A	DQ9_A	GND
D	VDDQ	GND	DQS0_t_A	GND	VDDQ	$>\!\!<$	$>\!$	VDDQ	GND	DQS1_t_A	GND	VDDQ
Е	GND	DQ2_A	DQS0_c_A	DQ5_A	GND	\geq	\geq	GND	DQ13_A	DQS1_c_A	DQ10_A	GND
F	VDD1	DQ3_A	VDDQ	DQ4_A	VDD2	$>\!\!<$	$>\!$	VDD2	DQ12_A	VDDQ	DQ11_A	VDD1
G	GND	ODT_CA_A	GND	VDD1	GND	\geq	\geq	GND	VDD1	GND	ZQ2	GND
Н	VDD2	CA0_A	CS1_A	CS0_A	VDD2	$>\!\!\!<$	$>\!$	VDD2	CA2_A	CA3_A	CA4_A	VDD2
J	GND	CA1_A	GND	CKE0_A	CKE1_A	$>\!\!<$	$>\!$	CKt_A	CKc_A	GND	CA5_A	GND
К	VDD2	GND	VDD2	GND	CS2_A	$>\!$	$>\!$	CKE2_A	GND	VDD2	GND	VDD2
L	$>\!$	\geq	\geq	$>\!\!\!<$	\geq	$>\!$	$>\!$	\geq	\geq	\geq	$>\!$	$>\!$
М	$>\!\!\!\!>$	\geq	$\triangleright \prec$	$>\!$	\geq	$>\!\!\!<$	$>\!$	\geq	\geq	\geq	$>\!$	$>\!$
Ν	VDD2	GND	VDD2	GND	CS2_B	$>\!\!\!<$	$>\!$	CKE2_B	GND	VDD2	GND	VDD2
Р	GND	CA1_B	GND	CKE0_B	CKE1_B	\geq	\geq	CKt_B	CKc_B	GND	CA5_B	GND
R	VDD2	CA0_B	CS1_B	CS0_B	VDD2	\geq	\geq	VDD2	CA2_B	CA3_B	CA4_B	VDD2
Т	GND	ODT_CA_E	GND	VDD1	GND	\geq	\geq	GND	VDD1	GND	RESET_N	GND
U	VDD1	DQ3_B	VDDQ	DQ4_B	VDD2	\geq	\geq	VDD2	DQ12_B	VDDQ	DQ11_B	VDD1
V	GND	DQ2_B	DQS0_c_B	DQ5_B	GND	\geq	\geq	GND	DQ13_b	DQS1_c_B	DQ10_B	GND
W	VDDQ	GND	DQS0_t_B	GND	VDDQ	\geq	\geq	VDDQ	GND	DQS1_t_B	GND	VDDQ
Y	GND	DQ1_B	DMI0_B	DQ6_B	GND	$>\!$	\geq	GND	DQ14_B	DMI1_B	DQ9_B	GND
AA	DNU	DQ0_B	VDDQ	DQ7_B	VDDQ	$>\!$	\geq	VDDQ	DQ15_B	VDDQ	DQ8_B	DNU
AB	DNU	DNU	GND	VDD2	GND	\geq	$>\!\!\!\!>$	GND	VDD2	GND	DNU	DNU
	1	2	3	4	5	6	7	8	9	10	11	12

LPDDR4, BGA200, 0.8 mm x 0.65 mm pitch (MO-311)

 DQ and DQS highlighted in 'green' are probed.

ABCDEFGHJKLMNPR

Т

U V

W

Υ

AA

AB

- CK and CKE highlighted in 'yellow' are probed.
- CA and ODT highlighted in 'indigo' are probed.

Figure 3. Signals routed from W6601A into logic analyzer.



Signal access

All signals, including power and ground signals, are passed between the system and memory chip.

LPDDR4 signal group logic analyzer signal access

Command/Address:

- All Channel A CA for Bank 0 and Bank 1
- No Channel B CA

Control and other signals:

- All for Channel A Bank 0 and Bank 1
- No Channel B control signals

Data:

All except DQS0_c_A, DQS1_c_A, DQ1_A, DQ6_A, DQ14_A, DQ9_A, DQ2_A, DQ5_A, DQ13_A, DQ10_A, DQ3_A, DQ4_A, DQ12_A, DQ11_A, DQ2_B, DQ5_B, DQ13_B, DQ10_B, DQ1_B, DQ6_B, DQ14_B, DQ9_B

Power:

- DDR4 device power is not monitored by the logic analyzer
- Passed through the interposer through vias
- Locations for optional VDD and VDDQ bypass capacitors that can be used for power integrity measurements

W6601A series Interposers include separate ground, 1.1 V (VDD2/VDDQ), and 1.8 V (VDD1) planes. For additional installation information, refer to the W6600A Series installation guide at http://literature.cdn.keysight.com/litweb/pdf/W6600-97000.pdf.

Dimensional drawings



Figure 4a. W6601A top view.



Figure 4b. W6601A side view.

Dimensional drawings (Continued)



Note: 0.067" thick

Figure 4c. LPDDR4 200-ball riser.

Images



Figure 5. Top view of W6601A.



Figure 6. Bottom view of W6601A.

Connecting the U4208A and U4209A probe cables to a U4164A logic analyzer

In a W6601A interposer setup, you connect the U4208A and U4209A probe cable pods to U4164A logic analyzer pods per the mapping shown in the Table 1. (Hardware connections are valid for all three default software configurations.)

Table 1. Pod mapping

U4209A cable pods	U4164A inputs
Pod A	Pod 7
Pod B	Pod 1
U4208A cable pods	U4164A inputs
Pod A	Pod 3
Pod B	Pod 5



Figure 7. Connections between U4208A and U4209A probe cables and logic analyzer pods.

Note: U4208A and U4209A connect to the ZIF wings with the ZIF connector door closing against the top side of the wing.

W6602A: RC BGA Interposer, LPDDR4 200-Ball, Rigid, 3.2 Gb/s, CHA and CHB All DQ

The Keysight W6602A+U4207A passively monitors the LPDDR4 200 ball DRAM package. After tuning the Keysight analyzer, Command/Address bits can be reliably captured up to 3200 MT/s. At some data rates, the analyzer may not be able to provide an error-free capture of all DQ data bits.

LPDDR4 200-ball DRAM are dual x16 channel devices. They can be used as two single x16 channel devices or as a single x32 device. The W6602A LPDDR4 200-ball BGA interposer is designed to satisfy functional debug and validation for LPDDR4 200-ball chip down systems using the DRAM as either two single 16 bit channels or a single, 32-bit channel.



Figure 8. Top view of W6602A LPDDR4 200-ball, rigid RC BGA interposer and riser in shipping box.

Software configurations

The W6602A interposer can be used in the following seven logic analyzer software configurations; probing connections to the U4164A modules are unique for different configurations:

- 10 GHz timing mode
- CHA state mode 16 DQ under 2500MT/s (double edge clocking)
- CHA state mode 16 DQ over 2500MT/s (single edge clocking)
- CHA state mode 32 DQ under 2500MT/s (double edge clocking)
- CHA state mode 32 DQ over 2500MT/s (single edge clocking)
- CHB state mode 16 DQ under 2500MT/s (double edge clocking)
- CHB state mode 16 DQ over 2500MT/s (single edge clocking)

This interposer effectively utilizes the single touch probing and quad sampling features of the U4164A logic analyzer module, thereby allowing you to probe LPDDR4 DQ signals above 2.5 Gb/s without double probe load. (In quad sampling, four samples are captured per clock edge at two different thresholds. Two samples are taken at each threshold.) The Quad Sample State mode is only available with the U4164A-02G licensed speed grade option.

W6602A: RC BGA Interposer, LPDDR4 200-Ball, Rigid, 3.2 Gb/s, CHA and CHB All DQ (Continued)

Technical characteristics

The diagram below illustrates the pinout of the two connectorless footprints - J1 and J2 on top of a W6602A interposer.

J1			J2	
DQ7_A A1 0 0 DQ6_A A2 0 0 GND A3 0 0 DQS0_t_A A4 0 0 DQND A5 0 0 GND A5 0 0 GND A6 0 0 GND A8 0 0 GND A8 0 0 GND A8 0 0 GND A1 0 0 CX1_A A11 0 0 GND A12 0 0 GND A12 0 0 GND A15 0 0 GND A15 0 0 CS0_B A16 0 0 CA1_A A14 0 0 DQ5 B A19 0 0 DQ3_B A20 0 0 DQ1_B A23 0 0 DQ2_B A22 0 0	B1 GND B2 DQ4_A B3 DQ5_A B4 GND B5 DQ0_A B6 DQ1_A B7 GND B8 DQ2_A B9 DQ3_A B10 GND B11 CS0_A B12 CA0_A B13 GND B14 CS2_B B15 CA1_B B16 GND B17 CS1_B B18 ODT_CA_B B19 GND B20 GND B21 CKE0_B B22 GND B23 DQ0_B B24 DMI0_B B25 GND B26 DQ6_B B27 DQ7_B	A1 A2 GND A3 DQS1_t_B A4 DQ13_B A5 GND A6 CK_t_B A7 CK_C_B A8 GND A9 DQ11_B A10 DQ12_B A11 GND A12 CA4_B A13 CA5_B A14 GND A15 CA4_A A16 DQ12_A A17 GND A18 DQ10_A A19 DQ9_A A20 GND A21 DQ8_A A22 DM11_A A23 GND A24 DQ14_A A25 DQ15_A A26 GND A27	Image: Constraint of the system B1 Image: Constraint of the system B2 Image: Constraint of the system B3 Image: Constraint of the system B3 Image: Constraint of the system B1 Image: Constraint of the system B2 Image: Constraint of the system B2 <td< td=""><td>GND DQ15_B DQ14_B GND DM11_B DQ9_B GND DQ8_B DQ10_B DQ10_B DQ10_B DQ10_B CA3_B CA2_B GND CA3_A CA5_A CA2_A CA2_A CA3_A CA3_A DQ11_A OCK_C_A CK_</td></td<>	GND DQ15_B DQ14_B GND DM11_B DQ9_B GND DQ8_B DQ10_B DQ10_B DQ10_B DQ10_B CA3_B CA2_B GND CA3_A CA5_A CA2_A CA2_A CA3_A CA3_A DQ11_A OCK_C_A CK_
	Represents	s clock qualifier inputs		
	Represents	s Channel A signals		

Figure 9. W6602A signals probed at 200-ball footprint and signal distribution through two U4207A probe/cables into the U4164A logic analyzer. CKE1_A, CKE2_A, CKE1_B, CKE2_B, and RESET are routed to flying lead headers on the W6602A. For details, refer to the W6600A Series installation guide at: http://literature.cdn.keysight.com/litweb/pdf/W6600-97000.pdf

W6602A: RC BGA Interposer, LPDDR4 200-Ball, Rigid, 3.2 Gb/s, CHA and CHB All DQ (Continued)

Signal access

٠	1	2	3	4	5	6	7	8	9	10	11	12	
Α	DNU	DNU	GND	VDD2	ZQO	\geq	\geq	ZQ1	VDD2	GND	DNU	DNU	Α
в	DNU	DQ0_A	VDDQ	DQ7_A	VDDQ	$>\!$	$>\!\!\!<$	VDDQ	DQ15_A	VDDQ	DQ8_A	DNU	в
С	GND	DQLA	DMI0_A	DQ6_A	GND	$>\!\!<$	$>\!\!<$	GND	DQ14_A	DMI1_A	DQ9_A	GND	С
D	VDDQ	GND	DQS0_t_A	GND	VDDQ	$>\!\!<$	$>\!\!<$	VDDQ	GND	DQS1_LA	GND	VDDQ	D
Е	GND	DQ2_A)QS0_o_/	DQ5_A	GND	$>\!\!<$	><	GND	DQ13_A	DQS1_o_A	DQ10_A	GND	Е
F	VDD1	DQ3_A	VDDQ	DQ4_A	VDD2	>	>	VDD2	DQ12_A	VDDQ	DQ1LA	VDD1	F
G	GND	DT_CA_	GND	VDD1	GND	>	>	GND	VDD1	GND	ZQ2	GND	G
Н	VDD2	CA0_A	CSLA	CS0_A	VDD2	>	><	VDD2	CA2_A	CA3_A	CA4_A	VDD2	н
J	GND	CALA	GND	CKE0_A		>	> ?		CK_o_A	GND	CA5_A	GND	J
к	VDD2	GND	VDD2	GND	CS2_A	> ?	>	CKE2_A	GND	VDD2	GND	VDD2	к
L	$>\!\!<$	$>\!\!<$	$>\!\!<$	$>\!\!<$	$>\!\!<$	>	> ?	\geq	$>\!\!<$	\geq	\geq	$>\!\!<$	L
м	\sim	> ?	>	>	>	> ?	>	> ?	>	> ?	>	>	м
N	VDD2	GND	VDD2	GND	CS2_B	>>	>>	CKE2_B	GND	VDD2	GND	VDD2	N
Р	GND	CALB	GND	CKE0_B	CKE1_B	>>	>>	CK_t_B	CK_o_B	GND	CA5_B	GND	Р
в	VDD2	CA0_B	CS1_B	CS0_B	VDD2	\sim	\sim	VDD2	CA2_B	CA3_B	CA4_B	VDD2	В
Т	GND	DT_CA_	GND	VDD1	GND	\sim	>	GND	VDD1	GND	RESET_N	GND	т
U	VDD1	DQ3_B	VDDQ	DQ4_B	VDD2	\sim	\sim	VDD2	DQ12_B	VDDQ	DQ11_B	VDD1	U
v	GND	DQ2 B	DQS0 c H	DQ5 B	GND	\sim	\sim	GND	DQ13 B	DQS1 o E	DQ10 B	GND	v
v.	VDDQ	GND	DQS0 t E	GND	VDDQ	\leq	>	VDDQ	GND	DQS1 t E	GND	VDDQ	v
Ÿ	GND	DQ1 B	DMI0 B	DQ6 B	GND	\lesssim	\leqslant	GND	DQ14 B	DMI1 B	DQ9 B	GND	Ÿ
AA	DNU	DQ0 B		DQ7 B	VDDQ	\leq	\leq	VDDQ	DQ15 B		DQ8 B	DNU	AA
AB	DNU	DNU	GND	VDD2	GND	\leq	\leq	GND	VDD2	GND	DNU	DNU	AR
нь	1	2	3	4	5	6	7	8	9	10	11	12	no

Clocks are highlighted in yellow

Channel A signals are highlighted in blue

Channel B signals are highlighted in green

Signals not probed are highlighted in red

Figure 10. Signals routed from W6602A for logic analyzer access.

All signals, including power and ground signals, are passed between the system and memory chip.

W6602A: RC BGA Interposer, LPDDR4 200-Ball, Rigid, 3.2 Gb/s, CHA and CHB All DQ (Continued)

LPDDR4 signal group logic analyzer signal access

Command/address:

- All Channel A CA
- All Channel B CA

Control and other signals:

- All for Channel A
- All for Channel B

Data:

- All DQ and DQSt for Channel A and Channel B

Power:

The W6600A Series interposers include separate ground, 1.1 V (VDD2/VDDQ), and 1.8 V (VDD1) planes and have locations for optional VDD and VDDQ bypass capacitors that can be used for power integrity measurements. For details, refer to the W6600A Series installation guide at: http://literature.cdn.keysight.com/litweb/pdf/W6600-97000.pdf

Signals not probed by the logic analyzer:

The following signals are omitted from the logic analyzer connections for the W6602A interposer.

Interposer	Signal name
W6602A	DQSO_c_A
	DQS1_c_A
	DQSO_c_B
	DQS1_c_B

Mechanical Considerations

Dimensional drawings

W6602A interposer dimensions

The following figure shows the dimensions of a W6602A LPDDR4 BGA interposer.







.067" thickness

Figure 12. LPDDR4 200-ball riser. Dimensions in inches.

Mechanical Considerations (Continued)



Figure 13. Top view of W6602A LPDDR4 200-ball, rigid RC BGA interposer and riser.



Figure 14. Bottom view of W6602A LPDDR4 200-ball, rigid RC BGA interposer and riser.



Mechanical Considerations (Continued)

Connecting the U4207A probe cables to a U4164A logic analyzer

In a W6602A interposer setup, connect the U4207A probe cable headers to U4164A logic analyzer pods per the mapping shown the following diagrams. (Hardware connections are unique for different software configurations.)



Figure 15. Connections between U4207A probe cables and logic analyzer pods for channel A and channel B 16 DQ configurations.

Mechanical Considerations (Continued)





Figure 16. Connections between U4207A probe cables and logic analyzer pods for channel A 32 DQ and 10 GHz timing mode configurations.

Software

Default configurations for the W6600A Series interposers are included in the standard B4661A memory analysis software package. The Keysight B4661A memory analysis software provides four standard software features and four licensed memory analysis options.

B4661A standard software features

- Default configurations for DDR and LPDDR probing solutions for Keysight logic analyzers. There are three default SW configurations for the W6601A:
 - 10 GHz Timing mode
 - State mode under 2500 Mb/s (double edge clocking)
 - State mode over 2500 Mb/s (single edge clocking)
- DDR setup assistant
- DDR eye finder/eye scan
- DDR configuration creator

The Keysight B4661A memory analysis software offers a suite of viewers and tools that include the industry's first protocol compliance violation testing capability across speed changes, a condensed traffic overview for rapid navigation to areas of interest in the logic analyzer trace, powerful performance analysis graphics, and DDR and LPDDR decoders. With the B4661A memory analysis software and a Keysight logic analyzer 1, users can monitor DDR3/4 or LPDDR2/3/4 systems to debug, improve performance, and validate protocol compliance. Powerful traffic overviews, multiple viewing choices, and real-time compliance violation triggering help identify elusive DDR/LPDDR system violations.

B4661A software options

- DDR decoder with physical address trigger tool
- LPDDR decoder with physical address trigger tool for LPDDR/2/3
- DDR and LPDDR compliance violation analysis toolset
- Post-process compliance violation analysis
- Real-time compliance violation analysis
- DDR3/4 and LPDDR2/3/4 performance analysis

DDR eye finder and eye scan software

DDR eye scan results of LPDDR4 signals gives you qualitative insight for all signals relative to each other. LPDDR4 signals are scanned in groups (Clock, CS#, ADD&Command, READ DQ/DQS, and WRITE DQ/DQS).



Figure 17. Eyescan of CS# shows large clean eyes.

Clock Chip Select Command and Address Data Read Data Write Busses/Signals -2 ns 0s 1ns Sample Position/Threshold -1 ns Threshold = User 🖃 🔽 CA vThresh = 352 mV avg. tSample = -379 ps avg. Threshold = User CA[0] vThresh = 352 mV tSample = -388 ps Threshold = User ✔ CA[1] vThresh = 352 mV tSample = -368 ps Threshold = User V CA[2] vThresh = 352 mV tSample = -389 ps Threshold = User CA[3] vThresh = 352 mV tSample = -379 ps Threshold = User ✓ CA[4] vThresh = 352 mV tSample = -359 ps Threshold = User ✓ CA[5] vThresh = 352 mV tSample = -389 ps

Figure 18. CA eye scans also show large open eyes. Light traffic shows up as incomplete lines in the CA scans.



Figure 19. Read eye scans show the DQ traces are floating high when not preparing for a burst. Then the DQ and DQS are driven low prior to the burst. Note that the signal swing during the burst is only 400 mV to 10 mV. (Not unusual for LPDDR4, actually, this is a large swing for LPDDR4.)

Write signal trace eye scans



Figure 20. The LPDDR4 system has two DQS pulses for the Write preamble (per the LPDDR4 specification). No data is transferred during the Preamble. It is not unusual for the preamble pulse(s) to be shorter than the DQS pulses (edges that drive DQ transfer).

Optional software

Accelerate LPDDR4 analysis and debug using the B4661A memory analysis software with the W6601A LPDDR4 200-ball BGA interposer, U4208A and U4209A ZIF probe/cables, and U4164A logic analyzer.



Figure 21. B4661A Option -4FP/TP/NP transaction decode, memory access overview graph and details window.





Figure 22. The memory analysis window is the B4661A -4FP/NP/TP option (performance analysis). All tabs in the Memory Analysis Window are dockable and can be moved around for user viewing preference.

Benefits of the B4661A performance analysis transaction decoder and traffic overview:

- Condensed view of all command activity in the trace
 - Including details of rank/bank, row, Col, BA, physical ADD, and clock frequency
- Enables rapid navigation of the trace
 - Click, scroll, or jump to commands of interest
 - Pan/zoom on chart of command activity
 - Place or jump to markers (markers are global across all windows/views)
- Users can rapidly notice variations in charts of the command activity that either make sense or do not



Figure 23. Traffic overview with graph. Notice that when you zoom in on the traffic overview graph you can see individual commands. In this trace, when all Ranks is selected, you only see one color (yellow) for Rank 0 as it is a single rank trace capture.

Traffic Overview	Refresh Rote	e Overvi	ew Memo	ry Access Overview Performance Overvi	ew Speed Change Overview			
Navigation	34 🗕	+ out	of 14007 ev	ents	Options Setup_All Ranks Chart V Axis	Pan and Zoom	Marters Ø Show Center	
Command / Ranks-	> Rank 0	Total	Percent					
Precharge	14006	14005	11.47 %	••••••		•••••		Procharge
Read	86866	85866	71.16 %	••• ••••••				Read
Mode Register Read	1 2	2	0.00 %					Mode Register Read
Activate	14007	14007	11.48 %	•••••••				- Activate
Refresh all Banks	7182	7182	5.88 %		15 m			Refresh all Banks
					100100	1001110		

Overview Waveform-1 Memory Anslysis-1 Listing-1

Figure 24. Zoom into details of command activity using Traffic Overview graph.

ID	Transaction ID	Transaction	Timestamp	Delta Time	Address	Order	Read/Write	Data Actual Dat
0	272	Activate	0 s	0 s	0x70CF3040	0	0x0000516B	
1	273	Read	18 ns	18 ns	0x70CF3044	1	0x0001AE96	
2	274	Read	25 ns	7 ns	0x70CF3048	2	0x00005D6C	
3	275	Read	32 ns	7 ns	0x70CF304C	3	0x0000B2BE	
4	276	Read	38 ns	7 ns	0x70CF3050	4	0x00016D7E	
5	277	Read	442 ns	403 ns	0x70CF3054	5	0x0000D2EB	
6	279	Read	449 mg	7 nc	0x70CF3058	6	0x0001AD97	
0	270	Reau	440 115	7 115	0x70CF305C	7	0x0000536F	
/	279	Read	455 ns	/ ns	0x70CF3060	8	0x0001AE1D	
8	280	Read	463 ns	8 ns	0x70CF3064	9	0x0001517D	
9	281	Read	470 ns	7 ns	0x70CF3068	10	0x0000AEFD	
10	282	Read	552 ns	82 ns	0x70CF306C	11	0x00015DF8	
11	283	Read	558 ns	7 ns	0x70CF3070	12	0x0000B3E3	
12	284	Read	565 ns	7 ns	0x70CF3074	13	0x00016F93	
13	285	Read	1.402 us	837 ns	0x70CF3078	14	0x0000D373	
14	286	Read	1 408 us	7 ns	0x70CF307C	15	0x0001AEF7	
15	200	Read	1.415	7 00				
10	201	Read	1.415 US	/ ns				
16	288	Precharge	1.602 us	187 ns				

Figure 25. Details tab available using B4661A -4FP/NP/TP performance analysis option.

The Details tab provides additional information on commands:

DDR/LPDDR DRAM banks must be activated (opening a "page" or "row") prior to any Read/ Write activity to that bank/row. When the memory controller needs to access a different row address on the bank, a Precharge is issued to "close" the "page".

The all associated Activates, Reads, Writes, and Precharges are displayed together on the left side of the Details tab. This is important information for debug and performance optimization of a system. (Page violations can result in corrupt data, and extra opening and closing of pages, which takes time and slows system performance.)

On the left side of the Details tab, you will see the data associated with any Read or Write command selected.



Figure 26. Refresh rate window.

Refresh rate overview

The refresh rate overview is an industry first. Analyzing a rolling 32 ms (adjustable) window of refresh activity to provide a percentage result for the minimum number of Refreshes required (also adjustable). This new analysis view is particularly suited to viewing the unique LPDDR4 refresh window. Deep traces, usually 128 M or deeper are required for meaningful refresh rate displays.

The Memory Access Overview allows the user to select different X & Y variables to view the entire Memory space accessed in the trace and to pan and zoom around the address space.

Time on the X and either BA:ROW or Row:BA are particularly insightful for highlighting "hot spots" of excessive activates to a particular Blank/Row address at a specific time. This can help users determine if particular memory tests or stimulus are possibly stressing Row Hammer. (Row hammer is a situation where internal Rows on any specific bank inside the DRAM are victims of cross talk from surrounding Rows in the bank.)



Figure 27. In Memory Access Overview set for Time Vs. RowAdd:BA, the system under test was steping through row addresses to individual banks. In this view, users can zoom in and re-draw to see more detail for a specific time.



Figure 28. Performance analysis overview. B4661A Option -4FP/NP/TP provides data rate performance and percent utilization analysis and graphs.



Figure 29. Clock frequency overview is provided in B4661A Option -4FP/NP/TP.

Clock frequency overview is very interesting to users with systems that are changing frequency. LPDDR systems can be aggressive at changing clock frequencies to conserve power.

DDR and LPDDR compliance violation analysis tool (B4661A-3FP/TP/NP)

The DDR and LPDDR compliance violation analysis toolset provides two tools under one license: post-process and real-time compliance violation tools. Both compliance tools cover DDR, DDR2, DDR3, DDR4, LPDDR, LPDDR2, LPDDR3, and LPDDR4.

Key features of both the post-process and real-time compliance violation tools:

- Test compliance violations across speed changes using the post-process compliance violation tool
- Identify DDR/2/3/4 or LPDDR/2/3/4 state machine, protocol compliance, and protocol level bus cycle timing violations using either post-process or real-time tools
- Save time with automated real-time DDR2/3/4 or LPDDR2/3/4 protocol compliance measurements and trace captures using the real-time compliance violation analysis tool
- Edit parameters of the DDR/LPDDR standard preset tests easily using the enhanced parameter editing interface for both post-process and real-time tools

	DDR	/LPD	DR Post Process Compliance Tool DDR Device 1
Fi	le Vi	iew	Help
S	et Up	Sel	ect Tests Configure Run Automate Results HTML Report
	4	I	DDR/LPDDR Tests
		•	ACTIVATE to PRECHARGE/Auto-PRECHARGE must be <= tRASmax
		•	ACTIVATE to PRECHARGE must be >= tRASmin
		•	ACTIVATE to READ/WRITE must be >= tRCD
		•	ACTIVATE to ACTIVATE (different banks) must be >= tRRD
		•	Four ACTIVATE window (different banks) must be >= tFAW
		•	READ or WRITE to an inactive row
		•	REFRESH to an active bank
		•	ACTIVATE to an active bank
		•	MRW command to MRW command (or CKE low) must be > tMRW
		 ✓ 	MRW command to any valid command must be > tMRD
		 ✓] MRR command to any valid command (or CKE low) must be > tMRR
		 ✓ 	PRECHARGE (all banks) to ACTIVATE/REFRESH must be >= tRPab
		 ✓ 	PRECHARGE (per bank) to ACTIVATE/REFRESH must be >= tRPpb
		 ✓ 	Masked write to masked write must be >= tCCDMW
			PRECHARGE to PRECHARGE must be >= tPPD
	4	•	Refresh tests
			✓ Required number of refresh commands occur in time period <= tREFW
0			Refresh (all banks) to Activate or Refresh must be > tRFCab Refresh (ann banks) to Activate (annual banks) an Defeash must be a tDECab
Π			Refresh (per bank) to Activate (same bank) or Refresh must be > tR-Cpb
-			✓ Time between refresh commands (excluding time in sell refresh mode) must be <= (tREF1 * 9)
2			Powordown and Solf Refresh tests
	-	•	\swarrow Evit self-refresh to valid command $>-$ tYSP
			Exit sen renear to valid command >= tXR
n			Self refresh entry command to CKE low >= tESCKE
5			Any valid command to CKE low >= tCMDCKE
			✓ Exit powerdown to any valid command >= tCKEHCMD
			✓ Self refresh entry to self refresh exit >= tSR
			✓ Duration of CKE high/low >= tCKELPD
	4	 ✓ 	Read/Write to Read/Write/Precharge/Cal
			✓ READ16 to any write >= RtoWBL16
			WRITE16 or masked write to read >= WtoRBL16
			✓ READ16 to PRECHARGE (same bank) >= RtoPBL16
			✓ WRITE16 or masked write to PRECHARGE (same bank) >= WtoPBL16
			READ16 to ZQCALLATCH >= RtoLATBL16
			✓ WRITE16 or Masked Write to ZQCALLATCH >= WtoLATBL16
			✓ RD_FIFO/RD_CALIBRATION/MRR to ZQCALLATCH >= RFtoLAT
			✓ WR_FIFO to ZQCALLATCH >= WFtoLAT
	4	•	Calibration Tests
			✓ ZQCALSTART to ZQCALLATCH >= tZQCAL
			✓ ZQCALLATCH to any valid command >= tZQLAT
			✓ ZQCALRESET to any valid command >= tZQRESET

Figure 30. LPDDR4 post process compliance tests from B4661A Option -3FP/TP/NP.

Edit Parameter Value
READ16 to PRECHARGE (same bank) >= RtoPBL16, where RtoPBL16 is:
<pre>BL/2 + max{(8,RU(tRTP/tCK)} - 8</pre>
tRTP is max(7.5ns, 8nCK)
The above expression therefore simplifies to:
BL/2 + RU(tRTP/tCK) - 8
For BL16, it simplifies to:
RU(tRTP/tCK)
Select the limit type: Custom
For clock frequency range 🖌 1866 MHz to 🗌 Infinity MHz the limit value is 16 clocks 🗙
For clock frequency range 🖌 1600 MHz to 🖌 1866 MHz the limit value is 14 clocks 🗙
For clock frequency range 🖌 1333 MHz to 🖌 1600 MHz the limit value is 12 clocks 🗙
For clock frequency range 🖌 1066 MHz to 🖌 1333 MHz the limit value is 10 clocks 🗙
For clock frequency range 🖌 800 MHz to 🖌 1066 MHz the limit value is 8 clocks 🗙
For clock frequency range 🖌 533 MHz to 🖌 800 MHz the limit value is 8 clocks 🗙
For clock frequency range 🖌 266 MHz to 🖌 533 MHz the limit value is 8 clocks 🗙
For clock frequency range 🗌 0 MHz to 🖌 266 MHz the limit value is 8 clocks 🗙
Add Row
OK Cancel

Figure 31. Example LPDDR4 parameter with speed changes, READ16 to PRECHARGE (same bank). The B4661A Option -3FP/TP/NP, post process compliance tool scans the logic analyzer trace capture, calculates the different speed bins, and runs compliance tests on each speed bin.

	Sample Number	Time	Time	Physical Address	DDR Bus Decode	Cycle Type
					Click here for trigger menu	
	-6	-2.480 ns	400 ps		Deselect	Idle
	-5	-2.080 ns	400 ps			Idle
	-4	-1.680 ns	400 ps		Deselect	Idle
	-3	-1.200 ns	480 ps			Idle
	-2	-880 ps	320 ps		Deselect	Idle
	-1	-400 ps	480 ps			Idle
I+	0	0 s	400 ps	0000 0000 0000 0000	Read CS-0 BA-7	Read Command
	0.1				Row Address = unknown	
	0.2				Col Address = $0x000$	
	0.3				0x00005801	
	0.4				0x0000b303	
	0.5				0x00016216	
	0.6				0x0000cc79	
	0.7				0x00019ce5	
	0.8				0x00003d8f	
	0.9				0x0001730b	
	0.10				0x0001e203	
	0.11				0x0000c006	
	0.12				0x00008c1c	
	0.13				0x00011c6e	
	0.14				0x000130bf	*
	0.15				0x0001617a	*
	0.16				0x0000c2e6	
	0.17				0x0000818f	
	0.18				0x0000031c	
	1	400 ps	400 ps			Idle
	2	800 ps	400 ps			CS=L Cycle
	3	1.280 ns	480 ps			Idle
	4	1.680 ns	400 ps		CAS-2	CAS-2
	5	2.080 ns	400 ps			Idle
	6	2.480 ns	400 ps			CS=L Cycle
	7	2.960 ns	480 ps			Idle

Figure 32. B4661A Option -2FP/TP/NP, LPDDR4 decode, viewed in Listing window.

The B4661A-2FP/TP/NP option offers a traditional LPDDR decoder for the LA listing window.

Benefits include:

- Complete decode of LPDDR commands with data associated to specific Reads and Writes
- Fastest display of decode (page aware)
- Users can scroll through the listing (or waveform) while computing large traces with the performance software

Configuration Guide and Ordering Information

W6601A includes

- LPDDR4 200-ball, 2 wing BGA interposer
- 200-ball riser for devices under test that have components surrounding the LPDDR4
 200-ball DRAM where the surrounding components are too close to install the W6601A without the riser. Riser includes a ground plane. Riser orientation is critical for proper operation
- Qty (16) Single pin headers (part number W6602-60001)

W6601A requires

- Qty (1) U4208A 61-pin ZIF probe/cable to connect between the left wing of the W6601A and compatible logic analyzer
- Qty (1) U4209A 61-pin ZIF probe/cable to connect between the right wing of the W6601A and compatible logic analyzer
- Qty (1) U4164A logic analyzer module in a chassis with a host controller

Optional for W6601A and W6602A

- 200-ball riser for devices under test that have components surrounding the LPDDR4
 200-ball DRAM, where the surrounding components are too close to install the interposer without the riser. Riser includes a ground plane. Riser orientation is critical for proper operation
- The 200-ball riser may be replaced with an optional 200-ball grypper socket (sold separately): http://www.hsiotech.com/products/released-products/ engineering-products/grypper-family

Quantity Item W6601A LPDDR4 200-ball BGA interposer 1 U4208A 61-pin ZIF probe/cable to connect between the left wing of the W6601A and 1 compatible logic analyzer U4209A 61-pin ZIF probe/cable to connect between the right wing of the W6601A and 1 compatible logic analyzer U4164A logic analyzer module 1 M9502A 2 slot chassis 1 M9537A embedded controller 1 B4661A Option -2FP/2TP/2NP LPDDR decoder 1 B4661A Option -3FP/3TP/3NP compliance analysis 1 B4661A Option -4FP/4TP/4NP performance analysis 1

Recommended configuration for W6601A

Configuration Guide and Ordering Information (Continued)

W6602A includes

- LPDDR4 200-ball, rigid BGA interposer
- 200-ball riser for devices under test that have components surrounding the LPDDR4
 200-ball DRAM where the surrounding components are too close to install the W6602A without the riser. Riser includes a ground plane. Riser orientation is critical for proper operation
- Qty (16) Single pin headers (part number W6602-60001)

W6602A requires

- Qty (2) U4207A probe, zero Ω, 34-channel, Soft Touch Pro, direct connect to compatible logic analyzer
- Qty (2) ¹ U4164A logic analyzer module in a chassis with a host controller

Recommended configuration for W6602A

Item	Quantity
W6602A LPDDR4 200-ball BGA interposer	1
U4207A probe, zero $\Omega,$ 34-channel, Soft Touch Pro, single-ended, 4 x 160-pin direct connect	2
U4164A logic analyzer module	2 ¹
M9505A 5 slot chassis	1
M9537A embedded controller	1
B4661A Option -2FP/2TP/2NP LPDDR decoder	1
B4661A Option -3FP/3TP/3NP compliance analysis	1
B4661A Option -4FP/4TP/4NP performance analysis	1

1. To probe both channel A and B or a single 32 DQ channel, two U4164A modules are required. To probe only one 16 DQ channel, a single U4164A module is required.

Related Products

Item	Description			
Modular logic analyzers				
U4164A	36-channel, up to 4 Gb/s state, quad state mode, up to 10 GHz timing, memory depth up to 400 M, AXIe-based logic analyzer module allowing three modules to merge into one time base			
Logic analyzer ZIF probe/cables				
U4207A	Probe, zero $\Omega,$ 34-channel, Soft Touch Pro, single-ended, 4 x 160-pin direct connect			
U4208A	U4208A probe/cable, 61-pin ZIF, from left wing, no RC, 160-pin direct			
	connect to logic analyzer front panel connector			
U4209A	U4209A probe/cable, 61-pin ZIF, from right wing, no RC, 160-pin direct connect to logic analyzer front panel connector			
Software				
Logic and protocol analyzer software	Required – not licensed; acts as the base software platform			
B4661A memory analysis	Required – unlicensed base software			
	Licensed options recommended: Options -2FP/2TP/2NP, -3FP/3TP/3NP, and -4FP/4TP/4NP			

Related Literature

Publication title	Publication number
W6600 Series LPDDR4 DRAM BGA Interposers - Installation Guide	W6600-97000
Probing Solutions for Logic Analyzers - Data Sheet	5968-4632E
Infiniium 90000 X-Series Oscilloscopes - Data Sheet	5990-5271EN
Capture Highest DDR3 Data Rates Using Advanced Probe Settings on Logic Analyzers	5991-0799EN
- Technical Brief	
B4661A Memory Analysis Software for Logic Analyzers - Data Sheet	5992-0984EN
U4164A Logic Analyzer Module - Data Sheet	5992-1057EN

www.axiestandard.org

AdvancedTCA® Extensions for Instrumentation and Test (AXIe) is an open standard that extends the AdvancedTCA for general purpose and semiconductor test. The business that became Keysight was a founding member of the AXIe consortium. ATCA®, AdvancedTCA®, and the ATCA logo are registered US trademarks of the PCI Industrial Computer Manufacturers Group.

www.lxistandard.org

LAN eXtensions for Instruments puts the power of Ethernet and the Web inside your test systems. The business that became Keysight was a founding member of the LXI consortium.



AXIA

www.pxisa.org

PCI eXtensions for Instrumentation (PXI) modular instrumentation delivers a rugged, PC-based high-performance measurement and automation system.

Download your next insight

Keysight software is downloadable expertise. From first simulation through first customer shipment, we deliver the tools your team needs to accelerate from data to information to actionable insight.



- Electronic design automation (EDA) software
- Application software
- Programming environments
- Productivity software

Learn more at www.keysight.com/find/software

Start with a 30-day free trial. www.keysight.com/find/free_trials

Evolving Since 1939

Our unique combination of hardware, software, services, and people can help you reach your next breakthrough. We are unlocking the future of technology. From Hewlett-Packard to Agilent to Keysight.







myKeysight

myKeysight

www.keysight.com/find/mykeysight A personalized view into the information most relevant to you.

http://www.keysight.com/find/emt_product_registration

Register your products to get up-to-date product information and find warranty information.

KEYSIGHT SERVICES Accelerate Technology Adoption. Lower costs.

Keysight Services www.keysight.com/find/service

Keysight Services can help from acquisition to renewal across your instrument's lifecycle. Our comprehensive service offerings-onestop calibration, repair, asset management, technology refresh, consulting, training and more-helps you improve product quality and lower costs.



Keysight Assurance Plans

www.keysight.com/find/AssurancePlans

Up to ten years of protection and no budgetary surprises to ensure your instruments are operating to specification, so you can rely on accurate measurements.

Keysight Channel Partners

www.keysight.com/find/channelpartners

Get the best of both worlds: Keysight's measurement expertise and product breadth, combined with channel partner convenience.

www.keysight.com/find/W6601A www.keysight.com/find/W6602A

For more information on Keysight Technologies' products, applications or services, please contact your local Keysight office. The complete list is available at: www.keysight.com/find/contactus

Americas

Canada	(877) 894 4414
Brazil	55 11 3351 7010
Mexico	001 800 254 2440
United States	(800) 829 4444

Asia Pacific

Australia 1 800 629 485 800 810 0189 China 800 938 693 Hong Kong India 1 800 11 2626 Japan 0120 (421) 345 Korea 080 769 0800 1 800 888 848 Malaysia Singapore 1 800 375 8100 0800 047 866 Taiwan Other AP Countries (65) 6375 8100

Europe & Middle East

0800 001122 Austria Belgium Finland France Germany Ireland Israel Italv Luxembourg Netherlands Russia Spain Sweden Switzerland

United Kingdom

For other unlisted countries: www.keysight.com/find/contactus (BP-9-7-17)



www.keysight.com/go/quality Keysight Technologies, Inc. DEKRA Certified ISO 9001:2015 Quality Management System

This information is subject to change without notice. © Keysight Technologies, 2017 Published in USA, December 1, 2017 5992-1461EN www.keysight.com



